

## ■ Product Introduction

The SN74LS175N is a Hex/Quad D Flip-Flops with Clear. It is positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct clear input, information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. The 4 groups share a reset input and a clock input.

## ■ Product Features


- Hex/Quad D Flip-Flops with Clear.
- Fully compatible with TTL/DTL input logic level
- Share a reset input and a clock input
- Have Complementary output function
- Package format: DIP16, SOP16

## ■ Product Applications

- Digital logic driver
- Industrial control application
- Other application areas

## ■ Package and Pin Assignment


SOP16 or DIP16			
Pin NO	Pin Definition	Pin NO	Pin Definition
1	Clear	16	Supply VCC
2	Output 1Q	15	Output 4Q
3	Output 1Q̄	14	Output 4Q̄
4	Input 1D	13	Input 4D
5	Input 2D	12	Input 3D
6	Output 2Q̄	11	Output 3Q̄
7	Output 2Q	10	Output 3Q
8	Supply GND	9	Clock



## ■ Absolute Maximum Ratings

Item	Symbol	Maximum Ratings	Unit
Supply voltage	V <sub>CC</sub>	7	V
Input voltage	V <sub>I</sub>	7	V
Power dissipation	P <sub>D</sub>	500	mW
Operating temperature	T <sub>A</sub>	0-70	°C
Storage temperature	T <sub>S</sub>	-65-150	°C
Welding temperature	T <sub>w</sub>	260,10s	°C

Note: the limit parameter is the limit value that cannot be exceeded under any condition. Once this limit is exceeded, it may cause physical damage such as deterioration of the product. At the same time, the chip can not be guaranteed to work properly when it is close to the limit parameters.

**■ Block Diagram****■ Function Table**

Inputs			Outputs	
Clear	Clock	D	Q	$\bar{Q}$
L	X	X	L	H
H	↑	H	H	L
H	↑	L	L	H
H	L	X	$Q_0$	$\bar{Q}_0$

H= High Level (steady state) ; L=Low Level (steady state); X = Don't Care;

↑ =Transition from low to high level

$Q_0$ = The level of Q before the indicated steady-state input conditions were established.

## ■ Recommended Operating Conditions

Item	Symbol	Min	Tpy	Max	Unit
Supply voltage	V <sub>CC</sub>	4.75	5.00	5.25	V
Output current	I <sub>OH</sub>	—	—	-400	uA
	I <sub>OL</sub>	—	—	8	mA
Operating temperature	T <sub>opr</sub>	0	—	60	°C
Clock frequency	f <sub>clock</sub>	0	—	30	MHz
Clock pulse width	T <sub>W (CLK)</sub>	20	—	—	ns
Clear pulse width	T <sub>W(CLR)</sub>	20	—	—	ns
Hold time	t <sub>h</sub>	5	—	—	ns
Setup time	D input	t <sub>su</sub>	20	—	ns
	Clear( in active state)		25	—	ns

## ■ Electrical Characteristics

(T<sub>A</sub>=25°C, Unless specified)

Item	Symbol	Min	Tpy	Max	Unit	Conditions		
Input voltage	V <sub>IH</sub>	2	—	—	V	V <sub>CC</sub> =4.75V, V <sub>IH</sub> =2V , V <sub>IL</sub> =0.8V		
	V <sub>IL</sub>	—	—	0.8	V			
Output voltage	V <sub>OH</sub>	2.7	3.3	—	V	I <sub>OH</sub> =-400uA		
	V <sub>OL</sub>	—	0.12	0.4	V	I <sub>OL</sub> =4mA		
		—	0.20	0.5		I <sub>OL</sub> =8mA		
Input current	I <sub>IH</sub>	—	0.1	20	uA	V <sub>CC</sub> =5.25V, V <sub>I</sub> =2.7V		
	I <sub>IL</sub>	—	0.25	-0.4	mA	V <sub>CC</sub> =5.25V, V <sub>I</sub> =0.4V		
	I <sub>I</sub>	—	0.1	100	uA	V <sub>CC</sub> =5.25V, V <sub>I</sub> =7V		
Short-circuit output current *	I <sub>OS</sub>	-20	-35	-100	mA	V <sub>CC</sub> =5.25V		
Supply current**	I <sub>CC</sub>	—	9	18	mA	V <sub>CC</sub> =5.25V		
Input clamp voltage	V <sub>IK</sub>	—	0.9	-1.5	V	V <sub>CC</sub> =4.75V, I <sub>I</sub> =-18mA		

Notes: \* only one output port is short circuited each time, and the short circuit time is not more than one second.

\*\*With all outputs open and 4.5 V applied to all data and clear inputs, ICC is measured after a momentary grounded, then 4.5V, is applied to clock.


## ■ Switching Characteristics

(T<sub>A</sub>=25°C, Unless specified)

Item	Symbol	Min	Tpy	Max	Unit	Conditions
Maximum clock frequency	f <sub>max</sub>	0	25	—	MHz	V <sub>CC</sub> =5V, C <sub>L</sub> =16pF, R <sub>L</sub> =2K
Propagation delay time Clock to Q	t <sub>PLH</sub>	—	14	—	ns	
	t <sub>PHL</sub>	—	20	—	ns	
Propagation delay time Clear to $\bar{Q}$	t <sub>PLH</sub>	—	16	—	ns	
Propagation delay time Clear to Q	t <sub>PHL</sub>	—	27	—	ns	

## ■ Testing Method

### 1、Test Circuit




Notes:

1. See Testing Table refers to the corresponding test items in the switch characteristic table.
2. the CL capacitor is an external patch capacitor (0603), which is connected to the output pin and the capacitor is near the chip GND. All diode models are 1S2074 (H).
3. Input: port input level, f=1MHz, D=50%, t<sub>THL</sub>=t<sub>TLH</sub> =20ns;

### 2、Testing Table


Item	From input to output	Inputs			Outputs	
		CLR	CK	D	Q	$\bar{Q}$
$f_{max}$	CK $\rightarrow$ Q, $\bar{Q}$	4.5 V	IN	IN	OUT	OUT
$t_{PLH}$	CK $\rightarrow$ Q, $\bar{Q}$	4.5 V	IN	IN		
$t_{PHL}$	CLR $\rightarrow$ Q, $\bar{Q}$	IN	IN	4.5 V		

### 3、Waveform



**■ Package Dimensions**

Unit : mm /inch

**DIP16****SOP16**